收藏本站
DS1200
ADDRESS/COMMAND
Each memory transfer consists of a 3-byte input called the address/command. The address/command is
shown in Figure 2. As defined, the first byte of the address/command specifies whether the memory is
written or read. If any one of the bits of the first byte of the address/command fail to meet the exact
pattern of read or write, the cycle is aborted and all future inputs to the tag are ignored until RST is
brought low and then high again to begin a new cycle. The 8-bit pattern for read is 10011101. The second
byte of the address/command describes address inputs A0 in bit 0 through A6 in bit 6. Bit 7 of the second
byte of the address/command word must be set to logic 0. If bit 7 does not equal logic 0, the cycle is
aborted and all future inputs to the tag are ignored until RST is brought low and then high again to begin
a new cycle. The third byte of the address/command (bits 0 through 6) must be set to logic 0 or the cycle
is aborted and all future inputs are ignored until RST is brought low and then high again to begin a new
cycle. Bit 7 of byte 3 of the address/command is used along with address bits A0 through A6 to define
burst mode. When A0 through A6 equals logic 0 and bit 7 of byte 3 of the address command equals logic
1, the tag will enter the burst mode after the address/command sequence is complete.
BURST MODE
Burst mode is when all address bits (A0 to A6) of the address/command are set to logic 0 and bit 7 of byte
3 to logic 1. The burst mode causes 128 consecutive bytes to be read or written. Burst mode terminates
when the RST input is driven low.
RESET AND CLOCK CONTROL
All data transfers are initiated by driving the RST input high. The RST input serves three functions.
First, RST turns on the control logic, which allows access to the shift register for the address/command
sequence. Second, the RST signal provides a power source for the cycle to follow. To meet this
requirement, a drive source for RST of 2mA at 3.8V is required. However if the V CC pin is connected to
a 5V source within nominal limits, then the RST pin is not used as a source of power and inpu t levels
revert to normal V IH and V IL inputs with a drive current requirement of 500 mA . Finally, the RST signal
provides a method of terminating either single byte or multiple byte data transfers. A clock cycle is a
sequence of falling edge followed by a rising edge. For data inputs, the data must be valid during the
rising edge of the clock cycle. Address/command bits and data bits are input on the rising edge of the
clock and data bits are output on the falling edge of the clock. All data transfer terminates if the RST
input is low and DQ pin goes to a high-impedance state. When data transfer to the serial RAM chip is
terminated using, RST , the transition of RST must occur while the clock is at high level to avoid
disturbing the last bit of data. Data transfer is illustrated in Figure 3.
DATA INPUT
Following the 24 clock cycles that input an address/command, a data byte is input on the rising edge of
the next eight clock cycles, assuming that the read/write and write/read bits are properly set (for data
input byte 1, bit 0 = 1; bit 1 = 0; bit 2 = 1; bit 3 = 1; bit 4 = 1; bit 5 = 0; bit 6 = 0; bit 7 = 1).
DATA OUTPUT
Following the 24 clock cycles that input the read mode, a data byte is output on the falling edge of the
next eight clock cycles (for data output byte 1, bit 0 = 0; bit 1 = 1; bit 2 = 0; bit 3= 0; bit 4 = 0; bit 5 = 1;
bit 6 = 1; bit 7 = 0).
3 of 7
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
DS1220AB-100IND+ IC NVSRAM 16KBIT 100NS 24DIP
DS1220Y-100IND+ IC NVSRAM 16KBIT 100NS 24DIP
DS1225AB-70+ IC NVSRAM 64KBIT 70NS 28DIP
DS1225Y-200+ IC NVSRAM 64KBIT 200NS 28DIP
DS1230WP-150+ IC NVSRAM 256KBIT 150NS 34PCM
DS1230YP-100+ IC NVSRAM 256KBIT 100NS 34PCM
DS1245AB-120IND+ IC SRAM NV 128KX8 5.25V 32-DIP
DS1245W-100IND+ IC NVSRAM 1MBIT 100NS 32DIP
相关代理商/技术参数
DS-1200 制造商:UNITEQ CORPORAT 功能描述:200MHz 2-Channel USB Digital Storage Oscilloscope 制造商:UNITEQ CORPORAT 功能描述:SCOPE,200MHz,2 CHANNEL,COLOR, 1GS/s,DIGITAL,USB,RS232C,1MB
DS1200_09 制造商:EMERSON-NETWORKPOWER 制造商全称:Emerson Network Power 功能描述:1200 Watts Distributed Power System
DS1-20-0001 功能描述:固定电感器 DS Storage choke 0.63A RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm
DS1-20-0002 功能描述:固定电感器 DS Storage choke 1.4A RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm
DS1-20-0003 功能描述:固定电感器 DS Storage choke 3.15A RoHS:否 制造商:AVX 电感:10 uH 容差:20 % 最大直流电流:1 A 最大直流电阻:0.075 Ohms 工作温度范围:- 40 C to + 85 C 自谐振频率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接类型:SMD/SMT 封装 / 箱体:6.6 mm x 4.45 mm
DS1-20-0004 制造商:Schurter Electronic Components 功能描述:
DS1200-3 功能描述:线性和开关式电源 12V output, 1200W 1U x 2U x 11" RoHS:否 制造商:TDK-Lambda 产品:Switching Supplies 开放式框架/封闭式:Enclosed 输出功率额定值:800 W 输入电压:85 VAC to 265 VAC 输出端数量:1 输出电压（通道 1）:20 V 输出电流（通道 1）:40 A 商用/医用: 输出电压（通道 2）: 输出电流（通道 2）: 安装风格:Rack 长度: 宽度: 高度:
DS1200-3-002 功能描述:线性和开关式电源 12V Out 1200W 1Ux2Ux11" w/5V Sby RoHS:否 制造商:TDK-Lambda 产品:Switching Supplies 开放式框架/封闭式:Enclosed 输出功率额定值:800 W 输入电压:85 VAC to 265 VAC 输出端数量:1 输出电压（通道 1）:20 V 输出电流（通道 1）:40 A 商用/医用: 输出电压（通道 2）: 输出电流（通道 2）: 安装风格:Rack 长度: 宽度: 高度: